Upload
Featured Recent Articles Topics Login Upload

Search Results for ''

published presentations and documents on DocSlides.

Low-Power FPGA Designs
Low-Power FPGA Designs
by giovanna-bartolotta
POWERdesigner Q1 =D xNsxV 2100V Dual Interleaved A...
y y function).
y y function).
by yoshiko-marsland
F. or . a. . simple object, . such. . as . a. ...
Presented by:
Presented by:
by celsa-spraggs
Priyank Gupta. 04/02/2012. Generic Low Latency . ...
A Real-time Non-intrusive FPGA-based Drowsiness Detection S
A Real-time Non-intrusive FPGA-based Drowsiness Detection S
by liane-varnes
Salvatore . Vitabile, . Alessandra De . Paola, ....
2014-2015 Infosession
2014-2015 Infosession
by conchita-marotz
UNIVERSITY OF TORONTO. MECHATRONICS DESIGN. ASSOC...
Power Estimation
Power Estimation
by phoebe-click
Xilinx Training. Welcome. If you are new to FPGA ...
ATLAS Pixel Upgrade Phase 0 (IBL)
ATLAS Pixel Upgrade Phase 0 (IBL)
by pamella-moone
ACES Workshop 2014. 18.-20.03.2014, CERN. T. . Fl...
Music In Motion
Music In Motion
by stefany-barnette
What is Music in Motion?. Running device that gen...
Embedded Design with
Embedded Design with
by lois-ondreau
The . Xilinx Embedded Developer Kit. Xilinx Train...
Bitstream Relocation with Local Clock Domains for
Bitstream Relocation with Local Clock Domains for
by tatiana-dople
Partially Reconfigurable FPGAs . Adam Flynn, Ann ...
Embedded System Design, Spring 2012
Embedded System Design, Spring 2012
by ellena-manuel
DataPath. Engine Group Project. Matt Slowik. Por...
Xilinx Training
Xilinx Training
by sherrill-nordquist
Xilinx . Analog Mixed . Signal Solution. HDL Desi...
FPGA
FPGA
by alexa-scheidler
Architecture, timing, Software. Mose. Wahlstrom....
Reducing the Cost of Floating-
Reducing the Cost of Floating-
by tatiana-dople
Point Mantissa Alignment and . Normalization in F...
A Relational Algebra Processor
A Relational Algebra Processor
by natalia-silvester
6.375 Final Project. Ming Liu, . Shuotao. . Xu. ...
Octavo: An FPGA-Centric Processor Architecture
Octavo: An FPGA-Centric Processor Architecture
by calandra-battersby
Charles Eric . LaForest. J. Gregory . Steffan. EC...
PARTIAL RECONFIGURATION USING FPGAs:
PARTIAL RECONFIGURATION USING FPGAs:
by stefany-barnette
. ARCHITECTURE. 1. Agenda. Introduction....
HTR: On-Chip Hardware Task Relocation for Partially Reconfi
HTR: On-Chip Hardware Task Relocation for Partially Reconfi
by marina-yarberry
+ . Also Affiliated with NSF Center for High-Perf...
Embedded Design with
Embedded Design with
by min-jolicoeur
The . PPC 440 Processor Core. Xilinx Training. We...
Architecture Wizard and I/O Planning
Architecture Wizard and I/O Planning
by min-jolicoeur
Xilinx Training. Objectives. After completing thi...
ECE 506
ECE 506
by mitsue-stanley
Reconfigurable Computing. http://www.ece.arizona....
M. Alsafrjalani
M. Alsafrjalani
by mitsue-stanley
D. . Dzenitis. . Runtime PR for Software Radio. ...
Run-time reconfiguration for automatic hardware/software pa
Run-time reconfiguration for automatic hardware/software pa
by phoebe-click
Tom Davidson, . Karel. . Bruneel. , Dirk . Stroo...
SciFi
SciFi
by liane-varnes
detector. . FPGA’s. in . radiation. environ...
, Senior Member IEEE, T.K. Lewellen2, Fellow IEEE, R.S. Miyaoka2,
, Senior Member IEEE, T.K. Lewellen2, Fellow IEEE, R.S. Miyaoka2,
by debby-jeon
FPGA
SLAM Accelerated
SLAM Accelerated
by trish-goza
Using Hardware to improve SLAM algorithm performa...
Firefighter Indoor Navigation using Distributed SLAM (FINDS
Firefighter Indoor Navigation using Distributed SLAM (FINDS
by stefany-barnette
Major Qualifying Project. Matthew Zubiel. Nick Lo...
7 Series Dedicated Hardware
7 Series Dedicated Hardware
by marina-yarberry
Part 1. Objectives. After completing this module,...
OFDM Transceiver using HDL
OFDM Transceiver using HDL
by danika-pritchard
Paul . pethsomvong. Zach . asal. Dr. in . soo. ....
Student :
Student :
by alexa-scheidler
Andrey. . Kuyel. Supervised by . Mony. . Orbach...
Boolean Algebra (Continued)
Boolean Algebra (Continued)
by liane-varnes
ELEC 311. Digital Logic and Circuits. Dr. Ron Hay...
Measuring the Power Efficiency of Subthreshold FPGAs for
Measuring the Power Efficiency of Subthreshold FPGAs for
by conchita-marotz
Implementing Portable Biomedical Applications. Sh...
International Journal of Computer Applications (0975
International Journal of Computer Applications (0975
by alexa-scheidler
– 8887) Volume 42 – No.13, March 201...
Two FPGA Case Studies Comparing High Level
Two FPGA Case Studies Comparing High Level
by conchita-marotz
Two FPGA Case Studies Comparing High Level Synthes...