Upload
Featured Recent Articles Topics Login Upload

Search Results for 'core latency'

core latency published presentations and documents on DocSlides.

1 Phase I Latency Envelopes –
1 Phase I Latency Envelopes –
by lindy-dunigan
an update. November 2013. Norman Gee. Caveat. The...
Tales of the Tail: Hardware, OS and Application-level Sources of Tail Latency
Tales of the Tail: Hardware, OS and Application-level Sources of Tail Latency
by reagan
Jialin. . Li, Naveen Kr. Sharma. , Dan . R. K. Po...
ZygOS : Achieving Low Tail Latency for Microsecond-scale Networked Tasks
ZygOS : Achieving Low Tail Latency for Microsecond-scale Networked Tasks
by trish-goza
George . Prekas. , . Marios. . Kogias. , Edouard...
TAP: Token-Based
TAP: Token-Based
by test
Adaptive . Power . Gating. Andrew B. Kahng, Seokh...
Manycore
Manycore
by natalia-silvester
Network Interfaces . for In-Memory Rack-Scale Co...
DeSC : Decoupled Supply-Compute Communication Management for Heterogeneous Architectures
DeSC : Decoupled Supply-Compute Communication Management for Heterogeneous Architectures
by lily
1. Tae Jun Ham (Princeton Univ.). Juan Luis Aragó...
3: Motivations Reducing DRAM Latency via
3: Motivations Reducing DRAM Latency via
by cappi
Charge-Level-Aware Look-Ahead Partial Restoration....
Traffic Steering
Traffic Steering
by faustina-dinatale
Between a Low-Latency . Unsiwtched. . TL Ring. ...
SWAT:
SWAT:
by yoshiko-marsland
Designing Resilient Hardware by. Treating Softwa...
Final Project Overall Design
Final Project Overall Design
by luanne-stotts
Presented By: . Akram. Ahmed . Date: 19 November...
SWAT:
SWAT:
by natalia-silvester
Designing Resilient Hardware by. Treating Softwa...
Evolution of Processor Architecture,
Evolution of Processor Architecture,
by celsa-spraggs
and the Implications for Performance Optimization...
Achieving Non-Inclusive Cache Performance
Achieving Non-Inclusive Cache Performance
by alida-meadow
with Inclusive Caches . Temporal Locality Aware (...
RT-OPEX: Flexible Scheduling for Cloud-RAN Processing
RT-OPEX: Flexible Scheduling for Cloud-RAN Processing
by debby-jeon
Krishna C. . Garikipati. , . Kassem Fawaz. , Kang...
Scalable Many-Core Memory Systems Topic 1: DRAM Basics and
Scalable Many-Core Memory Systems Topic 1: DRAM Basics and
by tatyana-admore
DRAM Scaling. Prof. Onur Mutlu. http://www.ece.cm...
HK-NUCA: Boosting Data Searches in Dynamic NUCA for CMPs
HK-NUCA: Boosting Data Searches in Dynamic NUCA for CMPs
by relylancome
Javier Lira. . ψ. Carlos Molina. . ф. Antonio ...
Chip-Multiprocessor Caches:
Chip-Multiprocessor Caches:
by imetant
Placement and Management. Andreas . Moshovos. Univ...
Power, Resilience, Capacity, Oh My!
Power, Resilience, Capacity, Oh My!
by genevieve
I/O-integrated computing with NVRAM. Maya Gokhale,...
Mosaic: A GPU Memory Manager
Mosaic: A GPU Memory Manager
by PeacefulPassion
with Application-Transparent Support . for Multipl...
Base-Delta-Immediate Compression:
Base-Delta-Immediate Compression:
by dora
Practical Data Compression . for On-Chip Caches. ...
Computer Architecture Lab at Carnegie Mellon Technical Report CALCM-TR
Computer Architecture Lab at Carnegie Mellon Technical Report CALCM-TR
by hailey
Computer Architecture Lab at Carnegie Mellon Techn...
ChargeCache Reducing DRAM Latency by Exploiting Row
ChargeCache Reducing DRAM Latency by Exploiting Row
by briana-ranney
Access Locality. Hasan Hassan,. Gennady . Pekhime...
ECE/CS 552: Nanophotonics
ECE/CS 552: Nanophotonics
by cheryl-pisano
Instructor: Mikko H . Lipasti. Fall 2010. Univers...
The cost of things at scale
The cost of things at scale
by tatyana-admore
Robert Graham. @. ErrataRob. https://. blog.errat...
The cost of things at scale
The cost of things at scale
by faustina-dinatale
Robert Graham. @. ErrataRob. https://. blog.errat...
The cost of things at scale
The cost of things at scale
by alexa-scheidler
Robert Graham. @. ErrataRob. https://. blog.errat...
A Case for
A Case for
by tatyana-admore
Bufferless. Routing in On-Chip Networks. Onur. ...