PDF-, Fellow IEEE, R.S. Miyaoka2,
digital pulse pileup correction algorithm that has been developed for the FPGA The pileup mitigation algorithm will allow the scanner to run at higher count rates
Download Presentation
", Fellow IEEE, R.S. Miyaoka2," is the property of its rightful owner. Permission is granted to download and print materials on this website for personal, non-commercial use only, provided you retain all copyright notices. By downloading content from our website, you accept the terms of this agreement.
Presentation Transcript
Transcript not available.