PPT-Efficient Microarchitecture for Network-on-Chip Routers
Daniel U Becker PhD Oral Examination 8212012 Concurrent VLSI Architecture Group Outline INTRODUCTION Allocator Implementations Buffer Management Infrastructure Conclusions
Download Presentation
"Efficient Microarchitecture for Network-on-Chip Routers" is the property of its rightful owner. Permission is granted to download and print materials on this website for personal, non-commercial use only, provided you retain all copyright notices. By downloading content from our website, you accept the terms of this agreement.
Presentation Transcript
Transcript not available.